

# Modeling of Advanced RF Bulk FinFETs

P. Kushwaha<sup>ID</sup>, Member, IEEE, H. Agarwal<sup>ID</sup>, Member, IEEE, Y.-K. Lin<sup>ID</sup>, Student Member, IEEE, M.-Y. Kao<sup>ID</sup>, J.-P. Duarte<sup>ID</sup>, Student Member, IEEE, H.-L. Chang, Member, IEEE, W. Wong, J. Fan, Xiayu, Y. S. Chauhan<sup>ID</sup>, Member, IEEE, S. Salahuddin, Senior Member, IEEE, and C. Hu, Life Fellow, IEEE

**Abstract**—The modeling of the advanced RF bulk FinFETs is presented in this letter. Extensive S-parameter measurements, performed on the advanced RF bulk FinFETs, show 31% improvement in cutoff frequency over recent work [1]. The transistor's characteristics are dominated by substrate parasitics at intermediate frequencies (0.1–10 GHz) and gate parasitics at high frequencies (above 10 GHz). The Berkeley short-channel IGFET model-common multi gate model is improved to account for the impact of substrate coupling on the RF parameters. The model demonstrates excellent agreement with the measured data over a broad range of frequencies. The model passes AC, DC and RF symmetry tests, demonstrating its readiness for (RF) circuit design using FinFETs.

**Index Terms**—RF FinFET, compact model, cut-off frequency, Berkeley short-channel IGFET model-common multi gate (BSIM-CMG).

## I. INTRODUCTION

THE system on chip (SoC) integrates complex, high power devices with high frequency (HF) transceiver blocks, resulting in better power consumption and RF integration [2]. According to the 2016 prediction of the ITRS 2.0 roadmap [3], FinFET will continue the scaling trend of CMOS transistors to the 5nm technology node and beyond. In the light of RF FinFET having great potential for high-frequency wireless communication market, a complete compact model of the RF FinFET is the need of the hour. This work addresses this need. The Berkeley short-channel IGFET model-common multi gate (BSIM-CMG) is the first industry standard compact model for the FinFET [4]. However, at high frequencies, the parasitic resistances and capacitances greatly influence the FinFET's characteristics. Hence, the DC compact model alone is not sufficient to accurately predict the device behavior over a wide frequency range [5].

In this work, we report RF characteristics of the advanced bulk FinFET device supplied by the industry. The device shows an improvement of 31% in cutoff frequency as compared to previously reported value in [1]. The device behavior

Manuscript received March 23, 2018; revised April 6, 2018; accepted April 8, 2018. Date of publication April 11, 2018; date of current version May 22, 2018. The review of this letter was arranged by Editor A. Ortiz-Conde. (*Corresponding author: P. Kushwaha*)

P. Kushwaha, H. Agarwal, Y.-K. Lin, M.-Y. Kao, J.-P. Duarte, H.-L. Chang, S. Salahuddin, and C. Hu are with the Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720 USA (e-mail : pragya@berkeley.edu).

W. Wong, J. Fan, and Xiayu are with Hisilicon, Shenzhen 20000, China.

Y. S. Chauhan is with the Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur 208016, India.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2018.2825422


is modeled using BSIM-CMG model, which is improved in this work to account for the substrate effect [6]. Further, we propose a step-by-step DC and RF parameter extraction methodology, to show the importance of each RF sub-module i.e., thermal, substrate and gate network modules. The data reported in this work is measured on a ground-signal-ground (G-S-G) pad set in an industrial lab. Short-open-load-through (SOLT) method is used for calibration and the parasitic elements from pad to device are de-embedded using open-short structures. The letter is organized as follows: in section II, we discuss RF FinFET modeling strategy, its validation, and parameter extraction procedure. Conclusions are presented in section III.

## II. RF FINFET MODELING AND VALIDATION






The first step towards accurate RF modeling is the extraction of DC parameters from state-of-the-art experimental data. The DC parameter extraction procedure starts with the gate capacitance vs. gate voltage plot as shown in Figure 1(a). Different process parameters such as oxide thickness, flatband voltage, and parameters for quantum mechanical confinement effects are extracted in this step. Then, parameters related to real device effects like mobility degradation, series resistance, and drain induced barrier lowering (DIBL) are extracted from current ( $I_{ds}$ ) and transconductance ( $g_m$ ) vs. gate voltage ( $V_{gs}$ ) characteristics. Next step is to extract the parameters related to velocity saturation, channel length modulation, and thermal resistance from  $I_{ds}$  and output conductance ( $g_{ds}$ ) vs. drain voltage ( $V_{ds}$ ) characteristics. The complete list of parameters can be found in [4]. Figure 1(b) and Figure 1(c) show the model results using above mentioned procedure. Apart from modeling the current, accurate modeling of derivatives is also crucial, as they set the low-frequency values of small signal parameters discussed in the next section.

### A. Thermal Network Extraction

Figure 2(a) shows real  $Y_{22}$  vs. frequency characteristics. In the absence of self-heating effect (SHE), the low frequency value of Real  $Y_{22}$  will match the DC value (i.e.,  $g_{ds}$  extracted from Figure 1(c)). However, short channel devices can experience severe self-heating effects, that depend on device geometry and operating bias conditions. The SHE also strongly depends on the frequency of operation and is more significant at DC and low frequencies. As a result, the Real  $Y_{22}$  value at higher frequencies differs from its DC value and this characteristic is used to extract the thermal capacitance ( $C_{th}$ ). However, this difference is very small in bulk FinFETs, as channel heat dissipates easily in bulk FinFETs [9] compared to FDSOI [10]–[14] or SOI FinFETs [15], [16]. Note that the thermal resistance ( $R_{th}$ ) and series resistance values are



**Fig. 1.** Model results (a)  $C_{gg}$  vs. gate voltage, where  $C_{gg}$  is extracted from imaginary part of  $Y_{11}/(2\pi f)$ . (b) The drain current and transconductance vs. gate voltage characteristics. Bias conditions are:  $V_{ds} = V_{ds\_lin}$  and  $V_{ds\_sat}$ . (c) The drain current and output conductance vs. drain voltage characteristics.  $V_{gs} = V_{g\_low}$  to  $V_{dd}$ . Here  $V_{dd}$  denotes the power supply. The device under test is supplied by the industry, and therefore limited device details are reported here. The device has number of fingers (NF) = 64 and number of fins (Nfin) = 4. Symbols: Experimental Data, Lines: BSIM-CMG model.





**Fig. 2.** (a) Measured real part of  $Y_{22}$  for two values of gate voltage at  $V_{ds} = V_{dd}$ . In the presence of the gate and the substrate network, the real part of  $Y_{22}$  will asymptotically reach a value equal to  $\frac{1}{R_d + (R_{sub}||R_s||R_{geld})}$  (not shown here). (b) Simplified two-port network is illustrated for the calculation of  $Y_{22}$  parameter. D denotes drain node. gi (gate), di (drain), si (source) and bi (body) represent internal nodes. (c) Simple equivalent circuit of the substrate components for the device in the off-state [7], [8]. 1-resistor network is used to capture the impact of substrate [6]. (d) Measured and extracted  $R_{sub}$  and junction capacitance at  $V_{gs} = V_{ds} = 0V$ . Dashed line: The model without substrate network (old model). Dotted line: The model without gate network. Symbols: Experimental Data, Solid Lines: BSIM-CMG model (improved model).

already extracted from Figure 1(b) and Figure 1(c). However, these parameters may be fine-tuned during RF parameter extraction to achieve a good fit.

### B. Substrate Network Extraction

Figure 2(b) shows the simplified two-port network for the calculation of  $Y_{22}$ . This network can be understood more easily by calculating the individual RC time constants, associated with each of the thermal, substrate, and gate networks. At the intermediate frequency range (0.1-10GHz), the junction impedance reduces and becomes small enough, so that the RF signal at the drain couples to the bulk contact via the junction capacitance and substrate resistance [17], thereby influencing the  $Y_{22}$  vs. frequency characteristics. Figure 2(a) shows real  $Y_{22}$  for two (low and high) gate voltages. In the intermediate frequency range, real  $Y_{22}$  shows a transition at low gate voltage. This transition also exists at high gate voltage, but, it is not as prominent because the value of  $g_{ds}$  itself is high at large  $V_{gs}$ . The reason behind this transition is larger time constant of the substrate network, compared to gate network, because the junction capacitances ( $C_{js}, C_{jd}$ )




**Fig. 3.** (a) Simplified two-port network is illustrated for the calculation of  $Y_{11}$  parameter. G denotes gate node. (b) Measured imaginary part of  $Y_{11}/(2\pi f)$ . (c) Measured real part of  $H_{11}$  (gate resistance) vs. frequency characteristic. (d) Trans-conductance vs. frequency characteristics. Symbols: Experimental Data, Lines: BSIM-CMG model.

of the bulk FinFET are nearly 2-3 orders of magnitude higher than the gate capacitance [17]. At low gate voltage (or in off-state), since the output conductance becomes very low, it further simplifies the circuit in Figure 2(b) to the simple equivalent circuit shown in Figure 2(c), in which the output network becomes a series connection of the junction capacitance and substrate resistance [17]. Hence, we have extracted the substrate network parasitic components in the off-state condition in the intermediate frequency range, as shown in Figure 2(d). Figure 2(a) to Figure 2(d) show that the real  $Y_{22}$  is dominated by the substrate network at low gate voltages in the off-state condition, whereas in the on-state, it is influenced by output conductance of the intrinsic device [18]. Hence, a proper extraction of DIBL, CLM, and the substrate network is required to capture the real  $Y_{22}$  accurately.

### C. Gate Network Extraction

In the high frequency range (above 10GHz), real  $Y_{22}$  data show another transition, for both the gate voltages, which implies the involvement of another RC time constant coming from the gate network [19]. Thus, the gate parasitic components are extracted above 10GHz. Figure 3(a) shows the simplified two-port network for the calculation of  $Y_{11}$ . Total gate capacitance consists of intrinsic channel capacitance and device parasitic capacitances like fringing and overlap capacitances. Figure 3(b) shows imaginary  $Y_{11}$  vs. frequency characteristics, which are used to extract the gate capacitance  $C_{gg}$ . In addition to capacitances, the gate resistance is also a key



**Fig. 4.** (a) Current gain  $|H_{21}|$  variation with frequency. (b) Mason's unilateral power gain ( $U$ ). (c) Smith chart validation for  $S_{11}$  and  $S_{22}$ . (d) Relative error vs. frequency characteristics for  $S_{11}$  and  $S_{22}$ . The model shows less than 10 % relative error at very high frequency range. This error can be reduced further using 5-R substrate network instead of 1-R substrate network at the cost of computation time [6]. Symbols: Experimental Data, Lines: BSIM-CMG model.


component of the gate network as both gate resistance ( $R_g$ ) and gate capacitance ( $C_{gg}$ ) together play an important role in determining the cutoff frequency  $f_t$  and maximum frequency of oscillation  $f_{max}$  of the transistor. Figure 3(a) shows that the gate resistance has two components: the distributed gate electrode resistance ( $R_{geld}$ ) and distributed channel resistance (i.e., virtual gate induced channel resistance  $R_{gch}$ ) seen from the gate [20]. At low frequencies, both gate resistance components contribute to the input resistance (real  $H_{11}$ ) [20], whereas at high frequencies,  $R_{gch}$  is bypassed by overlap and fringing capacitances, and the effective input resistance becomes  $R_{geld} + (R_{sub}||R_s||R_d)$  as shown in Figure 3(c). Figure 3(d) shows that the model is in good agreement with the extracted transconductance ( $g_m = |Y_{21} - Y_{12}|$ ) data, which implies that the thermal, gate and substrate networks are extracted accurately.

#### D. RF Figure of Merit (FOM) Extraction

With the accurate parameter extractions of the thermal, substrate and gate networks as well as the junction capacitance, the model automatically shows good match with the current gain ( $|H_{21}|$ ) as shown in Figure 4(a). The transit frequency (cutoff frequency)  $f_t$  is extracted by extrapolating the  $|H_{21}|$  characteristic to 0 dB [21]. The transit frequency of the measured advanced bulk FinFET device is around 31% higher than the recently reported  $f_t$  value for a 14nm FinFET [1]. However,  $f_t$  only partially characterizes the ability of a device to operate at high frequencies. Another important FOM, that accounts for the gate resistance  $R_g$  and the drain-to-bulk capacitance  $C_{gd}$ , is the unilateral power gain  $U$  [21]. The unilateral power gain vs. frequency characteristic is shown in Figure 4(b) for the same bias point that was used to calculate  $|H_{21}|$  and  $f_t$ . The value of the maximum frequency of oscillation  $f_{max}$  is extracted by extrapolating a line with a slope of  $-10 \text{ dB/decade}$  from the  $U$  vs. frequency characteristic and then determining the frequency at which  $U$  becomes unity. The  $f_{max}$  of measured advanced RF bulk FinFET device is nearly equal to the recently reported  $f_{max}$  value for a 14nm FinFET [1]. Smith chart is shown in Figure 4(c) as the final validation of the model. The relative error between model and measurement data for  $S_{11}$  and  $S_{22}$  is shown in Figure 4(d). The model shows less than 10 % relative error at very high frequency range, implying that the input port components (gate network), output port components (substrate network) and the thermal effects have been optimized well.

#### E. RF Benchmark Test

For a compact model, it is important to properly model the symmetric nature of the device (i.e., symmetric source



**Fig. 5.** (a) Gummel Symmetry Test results for the higher order derivatives of current at  $V_{gs} = 0.8\text{V}$ , (b) Analog/RF design quality assurance by Single-tone excitation Harmonic Balance test, (c) AC Symmetry Test results for the capacitance ( $\delta C_g$ ), transcapacitance ( $\delta C_{sd}$ ) and its higher order derivatives ( $\delta C_g'$  and  $\delta C_{sd}'$ ).

and drain terminals), because an asymmetric model may lead to inaccurate simulation results [22]. Therefore, we perform well-established tests for symmetries such as Gummel symmetry, AC symmetry, and Harmonic Balance. The Gummel symmetry test verifies the symmetry and continuity of the drain current and its higher order derivatives around  $V_{ds} = 0\text{V}$  [23]. Figure 5(a) shows model results up to the 3<sup>rd</sup> derivative. The symmetry and continuity of the derivatives help the model in passing the harmonic-balance (HB) test [24]. This test is important for evaluating the performance of RF circuits [22]. The model shows non-singular behavior for third and higher order harmonics at  $V_{ds} = 0\text{V}$ . The result of HB test is shown in Figure 5(b) which shows output power ( $P_{out}$ ) vs. input power ( $P_{in}$ ) characteristics for different harmonics. Model gives the correct slope of  $n$  for the  $n^{th}$  harmonic component [25]. In addition to the drain current, terminal charges and capacitances should also be symmetric (with respect to the source and drain terminals). This symmetry feature is tested using the AC symmetry test [26]. Figure 5(c) shows that the capacitance, transcapacitance and its higher order derivatives are symmetric and continuous around  $V_{ds} = 0\text{V}$ .

### III. CONCLUSIONS

A detailed analysis of the frequency behavior of advanced RF bulk FinFETs has been performed. Modeling of substrate, gate and thermal effects is important for accurately capturing the high frequency behavior of the device. For the first time, a 1-resistor substrate network is implemented in the BSIM-CMG model to accurately capture all Y-parameters. A step-by-step DC and RF parameter extraction procedure is discussed across a wide range of frequencies. The model has successfully passed all symmetry tests and shows excellent match with the measured data, proving its readiness for high-frequency circuit design using FinFETs.

## REFERENCES

- [1] J. Singh, A. Bousquet, J. Ciavatti, K. Sundaram, J. S. Wong, K. W. Chew, A. Bandyopadhyay, S. Li, A. Bellaouar, S. M. Pandey, B. Zhu, A. Martin, C. Kyono, J.-S. Goo, H. S. Yang, A. Mehta, X. Zhang, O. Hu, S. Mahajan, E. Geiss, S. Yamaguchi, S. Mittal, R. Asra, P. Balasubramaniam, J. Watts, D. Harame, R. M. Todt, S. B. Samavedam, and D. K. Sohn, “14nm FinFET technology for analog and RF applications,” in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T140–T141, doi: [10.23919/VLSIT.2017.7998154](https://doi.org/10.23919/VLSIT.2017.7998154).
- [2] B. Parvais, V. Subramanian, A. Mercha, M. Dehan, P. Wambacq, W. Sanssen, G. Groeseneken, and S. Decoutere, “FinFET technology for analog and RF circuits,” in *Proc. 14th IEEE Int. Conf. Electron. Circuits Syst.*, Dec. 2007, pp. 182–185, doi: [10.1109/ICECS.2007.4510960](https://doi.org/10.1109/ICECS.2007.4510960).
- [3] (2016). *IRDS Report*. [Online]. Available: <http://irds.ieee.org/reports>
- [4] (2016). *BSIM-CMG Technical Manual*. [Online]. Available: <http://bsim.berkeley.edu/models/bsimcmg/>
- [5] Y. S. Chauhan, D. D. Lu, S. Vanugopalan, S. Khandelwal, J. P. Duarte, N. Payvadosi, A. Niknejad, and C. Hu, *FinFET Modeling for IC Simulation and Design*. San Diego, CA, USA: Academic, 2015, pp. 231–243. [Online]. Available: <https://doi.org/10.1016/B978-0-12-420031-9.00011-7>
- [6] M. V. Dunga, “A scalable MOS device substrate resistance model for RF and microwave circuit simulation,” M.S thesis, Dept. Electr. Eng. Comput. Sci., Univ. California, Berkeley, Berkeley, CA, USA, May 2004.
- [7] J.-H. Lee, *Bulk FinFETs: Design at 14 nm Node and Key Characteristics*. Dordrecht, The Netherlands: Springer, 2016, pp. 33–64, doi: [10.1007/978-94-017-9990-4-2](https://doi.org/10.1007/978-94-017-9990-4-2).
- [8] C. Enz, “An MOS transistor model for RF IC design valid in all regions of operation,” *IEEE Trans. Microw. Theory Techn.*, vol. 50, no. 1, pp. 342–359, Jan. 2002, doi: [10.1109/22.981286](https://doi.org/10.1109/22.981286).
- [9] J. Jeon, H.-S. Jhon, and M. Kang, “Investigation of electrothermal behaviors of 5-nm bulk FinFET,” *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 5284–5287, Dec. 2017, doi: [10.1109/TED.2017.2766214](https://doi.org/10.1109/TED.2017.2766214).
- [10] P. Kushwaha, S. Khandelwal, J. P. Duarte, C. Hu, and Y. S. Chauhan, “RF modeling of FDSOI transistors using industry standard BSIM-IMG model,” *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 6, pp. 1745–1751, Jun. 2016, doi: [10.1109/TMTT.2016.2557327](https://doi.org/10.1109/TMTT.2016.2557327).
- [11] P. Kushwaha, H. Agarwal, S. Khandelwal, J.-P. Duarte, A. Medury, C. Hu, and Y. S. Chauhan, “BSIM-IMG: Compact model for RF-SOI MOSFETs,” in *Proc. 73rd Annu. Device Res. Conf. (DRC)*, Jun. 2015, pp. 287–288, doi: [10.1109/DRC.2015.7175688](https://doi.org/10.1109/DRC.2015.7175688).
- [12] P. Kushwaha, K. B. Krishna, H. Agarwal, S. Khandelwal, J.-P. Duarte, C. Hu, and Y. S. Chauhan, “Thermal resistance modeling in FDSOI transistors with industry standard model BSIM-IMG,” *Microelectron. J.*, vol. 56, pp. 171–176, Oct. 2016. [Online]. Available: <https://doi.org/10.1016/j.mejo.2016.07.014>
- [13] Y. Sahu, P. Kushwaha, A. Dasgupta, C. Hu, and Y. S. Chauhan, “Compact modeling of drain current thermal noise in FDSOI MOSFETs including back-bias effect,” *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 7, pp. 2261–2270, Jul. 2017, doi: [10.1109/TMTT.2017.2666811](https://doi.org/10.1109/TMTT.2017.2666811).
- [14] P. Kushwaha, A. Dasgupta, Y. Sahu, S. Khandelwal, C. Hu, and Y. S. Chauhan, “Characterization of RF noise in UTBB FD-SOI MOSFET,” *IEEE J. Electron Devices Soc.*, vol. 4, no. 6, pp. 379–386, Nov. 2016, doi: [10.1109/JEDS.2016.2603181](https://doi.org/10.1109/JEDS.2016.2603181).
- [15] S. Makovejev, S. Olsen, and J. Raskin, “RF extraction of self-heating effects in FinFETs,” *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3335–3341, Oct. 2011, doi: [10.1109/TED.2011.2162333](https://doi.org/10.1109/TED.2011.2162333).
- [16] W. Molzer, T. Schulz, W. Xiong, R. C. Cleavelin, K. Schrufer, A. Marshall, K. Matthews, J. Sedlmeir, D. Siprak, G. Knoblinger, L. Bertolissi, P. Patruno, and J.-P. Colinge, “Self heating simulation of multi-gate FETs,” in *Proc. 36th Eur. Solid-State Device Res. Conf.*, Sep. 2006, pp. 311–314, doi: [10.1109/ESSDER.2006.307700](https://doi.org/10.1109/ESSDER.2006.307700).
- [17] Y. Cheng and M. Matloubian, “On the high-frequency characteristics of substrate resistance in RF MOSFETs,” *IEEE Electron Device Lett.*, vol. 21, no. 12, pp. 604–606, Dec. 2000, doi: [10.1109/55.887480](https://doi.org/10.1109/55.887480).
- [18] S. Venugopalan, “From poisson to silicon—Advancing compact SPICE models for ic design,” Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., Univ. California, Berkeley, Berkeley, CA, USA, 2013.
- [19] A. J. Scholten, G. D. J. Smit, R. M. T. Pijper, L. F. Tiemeier, H. P. Tuinhout, J.-L. P. J. van der Steen, A. Mercha, M. Braccioli, and D. B. M. Klaassen, “Experimental assessment of self-heating in SOI FinFETs,” in *IEDM Tech. Dig.*, Dec. 2009, pp. 1–4, doi: [10.1109/IEDM.2009.5424362](https://doi.org/10.1109/IEDM.2009.5424362).
- [20] X. Jin, J.-J. Ou, C.-H. Chen, W. Liu, M. J. Deen, P. R. Gray, and C. Hu, “An effective gate resistance model for CMOS RF and noise modeling,” in *IEDM Tech. Dig.*, Dec. 1998, pp. 961–964, doi: [10.1109/IEDM.1998.746514](https://doi.org/10.1109/IEDM.1998.746514).
- [21] C. C. Enz and E. A. Vittoz, *Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design*. Hoboken, NJ, USA: Wiley, Aug. 2006, doi: [10.1002/0470855460](https://doi.org/10.1002/0470855460).
- [22] G. Gildenblat, *Compact Modeling: Principles, Techniques and Applications*. Berlin, Germany: Springer, 2010, doi: [10.1007/978-90-481-8614-3](https://doi.org/10.1007/978-90-481-8614-3).
- [23] K. Joardar, K. K. Gullapalli, C. C. McAndrew, M. E. Burnham, and A. Wild, “An improved MOSFET model for circuit simulation,” *IEEE Trans. Electron Devices*, vol. 45, no. 1, pp. 134–148, Jan. 1998, doi: [10.1109/16.658823](https://doi.org/10.1109/16.658823).
- [24] P. Bendix, P. Rakters, P. Wagh, L. Lemaitre, W. Grabinski, C. C. McAndrew, X. Gu, and G. Gildenblat, “RF distortion analysis with compact MOSFET models,” in *Proc. IEEE Custom Integr. Circuits Conf.*, Oct. 2004, pp. 9–12, doi: [10.1109/CICC.2004.1358719](https://doi.org/10.1109/CICC.2004.1358719).
- [25] T. Lee, *The Design of Cmos Radio-Frequency Integrated Circuits*, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2003, doi: [10.1017/CBO9780511817281.022](https://doi.org/10.1017/CBO9780511817281.022).
- [26] C. C. McAndrew, “Validation of MOSFET model source-drain symmetry,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2202–2206, Sep. 2006, doi: [10.1109/TED.2006.881005](https://doi.org/10.1109/TED.2006.881005).