

Compact Modeling Source-to-Drain Tunneling in Sub-10-nm GAA FinFET With Industry Standard Model

Yen-Kai Lin, *Student Member, IEEE*, Juan Pablo Duarte, *Student Member, IEEE*, Pragma Kushwaha, Harshit Agarwal, Huan-Lin Chang, *Member, IEEE*, Angada Sachid, Sayeef Salahuddin, *Senior Member, IEEE*, and Chenming Hu, *Life Fellow, IEEE*

Abstract—We present a compact model for source-to-drain tunneling current in sub-10-nm gate-all-around FinFET, where tunneling current becomes nonnegligible. Wentzel–Kramers–Brillouin method with a quadratic potential energy profile is used to analytically capture the dependence on biases in the tunneling probability expression and simplify the equation. The calculated tunneling probability increases with smaller effective mass and with increasing bias. We at first use the Gaussian quadrature method to integrate Landauer’s equation for tunneling current computation without further approximations. To boost simulation speed, some approximations are made. The simplified equation shows a good accuracy and has more flexibility for compact model purpose. The model is implemented into industry standard Berkeley Short-channel IGFET Model-common multi-gate model for future technology node, and is validated by the full-band atomistic quantum transport simulation data.

Index Terms—BSIM-CMG, compact model, FinFET, gaussian quadrature, sub-10 nm, tunneling.

I. INTRODUCTION

CONTINUOUSLY scaling the gate length of MOSFET over 40 years significantly improves the performance of circuit applications. In order to improve gate electrostatic control, a 3-D structure MOSFET, known as FinFET, has been proposed [1]. However, the source-to-drain tunneling (SDT) would be significant in sub-10-nm gate length FinFET due to short tunneling width of channel [2]–[4], which sets a fundamental limit to the device scaling [5]. Although analytical models are given in [5] and [6], the brute force integration in their models are the limitation for the compact model purpose. To evaluate the impact of SDT current on the circuit applications, a compact model of this current component is required. In this paper, the physics of the SDT is explored, and

Manuscript received April 13, 2017; revised June 16, 2017 and July 18, 2017; accepted July 20, 2017. Date of publication July 31, 2017; date of current version August 21, 2017. This work was supported by the Berkeley Device Modeling Center, University of California at Berkeley, Berkeley, CA 94720 USA. The review of this paper was arranged by Editor A. J. Scholten. (*Corresponding author: Yen-Kai Lin.*)

The authors are with the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720 USA (e-mail: yklin@berkeley.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2017.2731162

a compact model is proposed using the Gaussian quadrature method [7], [8]. To further boost the simulation speed, the simplification of the equation without the Gaussian quadrature method is carried out. This model is implemented into the industry standard model berkeley short-channel IGFET model (BSIM)-common multi-gate (CMG) and is validated by quantum simulation data [9].

This paper is organized as follows. In Section II, we discuss the detailed physics and model formulation of SDT. The speed comparison of the model using Gaussian quadrature method and the simplified equation is also presented. In Section III, the validation of the developed model and some detailed discussion are made. We conclude this paper in Section IV.

II. COMPACT MODEL DESCRIPTION

A. Intradband Tunneling With Quadratic Potential Barrier

The SDT appears when the potential barrier height and the width of the channel are small enough, i.e., for very short channel length. The drain bias could affect the electrostatics in the channel against the gate so that the potential as well as tunneling probability are drain- and gate-bias dependent. To evaluate the SDT current, the Landauer’s equation is adopted [8]

$$I_{\text{SDT}} = \frac{2q}{h} \int M(E)T(E)[f_S(E) - f_D(E)]dE \quad (1)$$

where q is the charge, h is the Planck’s constant, M is the 2-D conduction mode [8], T is the tunneling probability, and $f_{S(D)}$ is the Fermi distribution function at source (drain). The probability of a carrier to tunnel through a potential energy barrier $V(y)$ can be estimated using Wentzel–Kramers–Brillouin (WKB) approximation

$$T(E) = \exp \left[-\frac{2\sqrt{2m^*}}{\hbar} \int_{y_0}^{y_1} \sqrt{V(y) - K} dy \right] \quad (2)$$

where m^* is the effective mass, \hbar is the reduced Planck’s constant, K is the energy of the carrier ($-E$ as defined in Fig. 1), and y_0 and y_1 are defined in Fig. 1 and are the positions where the potential energy is equal to the kinetic energy. Although the WKB approximation (2) may overestimate the tunneling current due to the complex band structure and wave function




Fig. 1. Electron potential energy profile of a transistor. The yellow and blue regions represent source/drain and channel, respectively.

mismatch at the high field region [9]–[15], for compact model purpose the WKB approximation is used to capture the general dependence on biases and gives a simple analytical equation which is good for the simulation speed. The potential profile in a short channel device can be approximated as a quadratic function [5], as shown in Fig. 1

$$V(y) = a + by + cy^2 \quad (3)$$

with boundary conditions

$$\begin{aligned} V(y = 0) &= V_{bi} \\ V(y = L) &= V_{bi} + V_{DS} \\ V(y = y_{min}) &= V_{min}. \end{aligned} \quad (4)$$

Hence, three variables a , b , and c are determined

$$\begin{aligned} a &= V_{bi} \\ b &= -\frac{y_{min}V_{DS}}{L(L - y_{min})} + \frac{L(V_{min} - V_{bi})}{y_{min}(L - y_{min})} \\ c &= \frac{V_{DS}}{L(L - y_{min})} - \frac{V_{min} - V_{bi}}{y_{min}(L - y_{min})}. \end{aligned} \quad (5)$$

At $y = y_{min}$, the potential has a local minimum, which gives

$$y_{min} = L \cdot \sqrt{\frac{V_{bi} - V_{min}}{V_{bi} + V_{DS} - V_{min}}} / \left(1 + \sqrt{\frac{V_{bi} - V_{min}}{V_{bi} + V_{DS} - V_{min}}} \right). \quad (6)$$

In (4), the minimum potential in the channel is expressed as

$$V_{min} = V_{GS} - V_{FB} - V_{OX} - \Delta V_{th,DIBL} + \alpha \quad (7)$$

where α is the model parameter to capture nonuniform doping at the source (drain)-to-channel junctions because graded doping may effectively affect the barrier, V_{FB} is the flat band voltage, V_{OX} is the oxide voltage calculated by BSIM-CMG core model which automatically includes the quantum effect [16], and $\Delta V_{th,DIBL}$ is threshold voltage shift due to drain-induced barrier lowering (DIBL) and is modeled as [16]–[18]

$$\Delta V_{th,DIBL} = -0.5 \cdot \beta \cdot V_{DS} / \cosh(\gamma \cdot L / \lambda) \quad (8)$$

where β and γ are the model parameters to increase the model flexibility for various technologies [19], and λ is the characteristic length [18], [20]. The subthreshold swing degradation due




Fig. 2. Calculated tunneling probability versus energy for the device with gate length of 5 nm. The energy ranges from the top to the bottom of the potential barrier.

to the interfacial quality and electrostatics control is captured in V_{OX} via the gate transfer factor capacitor divider model [16]. Using the analytical expression of the channel potential energy profile, the integration in (2) can be carried out (where the electron is with energy $-E$) and the tunneling probability is

$$T(E) = \exp \left[-\frac{2\sqrt{2m^*}}{\hbar} \cdot \frac{\pi(E - qV_{min})}{2\sqrt{q \cdot c}} \right]. \quad (9)$$

Fig. 2 shows the tunneling probability as a function of energy from the top to the bottom of the channel potential barrier in a device with gate length of 5 nm for different materials: Si, Ge, and InAs. As drain bias increases, the barrier is pulled down and thus the tunneling probability increases. Furthermore, the effective mass also affects the tunneling probability. The carrier with lighter effective mass has more wave nature, which gives higher tunneling probability as predicted in (9). The tunneling probability generally increases exponentially with the energy level from the bottom of the barrier, which is in agreement with the results considering the complex band structure [4]. In Fig. 2, it shows that Si FinFET suffers less SDT and thus has better subthreshold slope [9], although the materials with lighter effective masses and thus higher mobilities are always adopted to boost the current [4], [21]. Note that the same electrostatic potential is assumed for these three materials in Fig. 2 for comparison. At high V_{GS} , the quadratic potential approximation will not be accurate, because the potential barrier from the top toward the drain becomes linear [22]. The tunneling probability with the quadratic potential in this scenario could be overestimated. However, at high V_{GS} , the barrier is low and the tunneling window is narrow so that around the top of barrier the linearity will not affect the total integration much if the quadratic function is assumed.

Based on the energy coordinate system shown in Fig. 1, the upper and lower limit of the integration in (1) is qV_{bi} and qV_{min} . With that, (1) becomes

$$I_{SDT} = \frac{2q}{h} \int_{qV_{min}}^{qV_{bi}} M(E)T(E)[f_S(E) - f_D(E)]dE \quad (10)$$

and the conduction mode M and Fermi distribution functions are

$$\begin{aligned} M(E) &= W \cdot g_v \cdot \sqrt{2m^*(qV_{bi} - E)/\pi\hbar} \\ f_S(E) &= \left[1 + \exp\left(\frac{qV_{bi} - E}{k_B T}\right) \right]^{-1} \\ f_D(E) &= \left[1 + \exp\left(\frac{qV_{bi} + qV_{DS} - E}{k_B T}\right) \right]^{-1} \end{aligned} \quad (11)$$

where W is the device width and g_v is the valley degeneracy [8]. Since there is no analytical expression for (10), a numerical technique called the Gaussian quadrature method is introduced to complete the integration [7], [8]. This method states that an integral of a well-behaved function can be expressed as a summation by choosing specific weights and abscissa [23]

$$\int_n^m f(x)dx \approx \sum_{i=1}^N w_i f\left(\frac{(m-n)\zeta_i + (m+n)}{2}\right) \frac{(m-n)}{2}$$

where N is the number of Gaussian points, w is the weight, and ζ is the abscissa. The example table of w and ζ can be found in [23]. N in this model is 6, which gives accurate results [8]. By the Gaussian quadrature method, (10) is carried out easily without making further approximations.

B. Simplification of Model Equation

Although the Gaussian quadrature method enables complex integration, however, the speed of the simulation would be reduced, which is undesirable in the case of the tunneling model for compact model purpose. The simplification is required based on some approximations. Due to the drain voltage, the energy level corresponding to the tunneling is far away from the drain Fermi level. Thus, the Fermi distribution of the drain side is assumed to be zero, and the Boltzmann approximation is applied to the source side. Hence, the integration of (10) becomes

$$\begin{aligned} I_{SDT} &\approx \frac{4qWg_v\sqrt{2m}}{h^2} \exp\left[-\frac{\pi q\sqrt{2m}}{\hbar\sqrt{q\cdot c}}(V_{bi} - V_{min})\right] f_{fermi} \\ &\times \int_0^{q(V_{bi}-V_{min})} \sqrt{x} \exp\left[-\frac{1}{q}\left(\frac{q}{k_B T} - \frac{q\pi\sqrt{2m}}{\hbar\sqrt{q\cdot c}}\right)x\right] dx \end{aligned} \quad (12)$$

where f_{fermi} is to ensure zero current at zero drain bias [24]

$$f_{fermi} = 1 - \frac{2}{1 + \exp(qV_{DS}/k_B T)}. \quad (13)$$

For Si device with gate length of 5 nm, the coefficient of the exponent in the integration $q/k_B T - q\pi(\sqrt{2m}/q\hbar)$ is much greater than 0, which means that the function in the integration would decrease quickly. Thus, the upper limit of the integration in (12) can be replaced with infinity, so the




Fig. 3. Comparison of simplified model and Gaussian integration ($N = 6$).

integration is carried out analytically

$$\begin{aligned} I_{SDT} &\approx \frac{4qWg_v\sqrt{2m}}{h^2} \exp\left[-\frac{\pi q\sqrt{2m}}{\hbar\sqrt{q\cdot c}}(V_{bi} - V_{min})\right] f_{fermi} \\ &\times q^{\frac{3}{2}} \left(\frac{q}{k_B T} - \frac{q\pi\sqrt{2m}}{\hbar\sqrt{q\cdot c}}\right)^{-3/2} \frac{\sqrt{\pi}}{2} \\ &\approx \frac{2qWg_v\sqrt{2m\pi}}{h^2} (k_B T)^{\frac{3}{2}} \exp\left[-\frac{\pi q\sqrt{2m}}{\hbar\sqrt{q\cdot c}}(V_{bi} - V_{min})\right] \\ &\times \left(1 + \frac{3\pi\sqrt{2m}k_B T}{2\hbar\sqrt{q\cdot c}}\right) f_{fermi}. \end{aligned} \quad (14)$$

For the compact model purpose, (14) is further rewritten as

$$\begin{aligned} I_{SDT} &= A \cdot W \cdot \exp\left[-\frac{B}{\sqrt{c}}(V_{bi} - V_{min})^C\right] \\ &\cdot \left(1 + \frac{3V_t B}{2\sqrt{c}}\right) \cdot f_{fermi} \end{aligned} \quad (15)$$

where A , B , and C are the model parameters, and V_t is the thermal voltage $k_B T/q$. Fig. 3 shows the comparison of (15) with (10) using the Gaussian integration. Fine-tuning parameters for (15) matches (10) well and has more flexibility which is desirable for compact model purpose. Note that both (10) and (15) are implemented into industry standard model BSIM-CMG. Fig. 4 shows the speed of (10) and (15) compared with BSIM-CMG without SDT model. With simplification, the speed is improved by 5 times (from +16.4% to +3.3%). Therefore, the simplified equation is adopted.

III. RESULTS AND DISCUSSION

The model is implemented into industry standard model BSIM-CMG where the simulation results are shown in Figs. 5–7. Fig. 5 shows the SDT current from the model versus V_{GS} for various gate lengths. The SDT current decreases exponentially with the gate length because the bias-dependent function c in (5) is inversely proportional to the gate length square. It can be observed that when the gate length is longer than 10 nm, the SDT becomes less important compared to the normal transistor current. Fig. 6 shows the tunneling current for different drain biases. As the drain bias




Fig. 4. Speed comparison of BSIM-CMG without and with SDT models.




Fig. 5. SDT current versus V_{GS} for gate lengths from 5 to 15 nm in a Si nanowire GAA transistor with diameter of 4 nm and effective oxide thickness (EOT) of 1 nm. The parameters used in simulation are the same as in Fig. 7.




Fig. 6. SDT current versus V_{GS} for $V_{DS} = 0.1, 0.2, 0.3, 0.4, 0.5,$ and 0.6 V in a Si nanowire GAA transistor with diameter of 4 nm, gate length of 5 nm, and EOT of 1 nm. The parameters used in simulation are the same as in Fig. 7.

increases, the potential barrier is reduced and hence boosts the tunneling probability. Fig. 7 shows the model validation with the full-band atomistic quantum transport simulation data of the Si nanowire gate-all-around (GAA) transistors [9]. The extracted model parameters relevant to the SDT current are $A = 1.0023 \times 10^4$ (A/m), $B = 6.15 \times 10^9$ ($m^{-1}V^{-0.5}$), $C = 1.11$, $\alpha = 0.3$ (V), $\beta = 1$, and $\gamma = 0.4$. For $L = 5$ nm, the total current has $\sim 96.3\%$ tunneling current




Fig. 7. Drain current versus V_{GS} for gate lengths of 5 and 15 nm in a Si nanowire GAA transistor with diameter of 4 nm. Symbols: simulation from [9]. Lines: proposed model (Solid: total current with tunneling. Dashed: tunneling only. Dotted: total current without tunneling).

at OFF-state ($V_{GS} = 0$ V, $V_{DS} = 0.6$ V) and $\sim 33.5\%$ at ON-state ($V_{GS} = 0.5$ V, $V_{DS} = 0.6$ V), indicating the scaling limit of the transistor. For $L = 15$ nm, the tunneling current is negligible compared to the drift-diffusion current. The subthreshold slope is degraded from 63 to 90 mV/dec as scaling L from 15 to 5 nm. Although the subthreshold slope can be matched using the interfacial capacitance-related parameters [16], there is no reason assuming an ultrascaled device has significantly inferior interfacial quality. The short channel effect could come into the picture when the gate length is scaled [16]. In Fig. 7, the total current without the SDT current is also shown. The subthreshold slope is 78.6 mV/dec, indicating that the short channel effect is insufficient to explain the subthreshold slope degradation. In addition, when scaling the gate length, the fin thickness or even the device geometry will be changed to suppress the short channel effect and improve the subthreshold slope. For example, a tri-gate transistor of 14-nm technology is reported with subthreshold slope of 61 mV/dec [25]. Therefore, the SDT current is a reasonable cause for the subthreshold slope degradation in an ultrascaled device. To extract the model parameters of the SDT current, one may start from the shortest length with good electrostatics control among devices with multiple gate lengths to get accurate model parameters for subthreshold slope degradation due to the short channel effect and interfacial quality. Then, for even shorter gate length device, the model parameters of the SDT current are used to fit the data. For instance, in Fig. 7 the classical subthreshold slope degradation parameters are extracted first from $L = 15$ -nm device, and then the SDT current parameters are adjusted to capture the subthreshold region for $L = 5$ -nm device.

The hole tunneling from the drain conduction band to the source valence band is neglected. If the bandgap is larger than V_{DS} which is low in ultrascaled FET, this leakage component can be avoided [4]. Although the surface orientation for the transport effective mass would affect the tunneling probability [21], only one effective mass captured by the model parameters is considered to simplify the compact model. Note that in our model the channel length is assumed to be the

same as the gate length. To suppress the SDT, one may use the gate underlap structure to effectively increase the channel length [26], [27] but it may degrade the ON current due to worse series resistance. As a result, the compact model of the SDT is needed to evaluate the circuits using ultimately scaled transistors.

IV. CONCLUSION

A compact model of the SDT current is presented. The tunneling current is evaluated by Landauer's equation where the conduction modes, WKB-based tunneling probability to capture the essential bias dependence, and Fermi distribution function are considered. Using the Gaussian quadrature technique, Landauer's equation is calculated without approximations. In order to further improve the simulation speed, the formula of the SDT current is simplified. The proposed model is incorporated with the industry standard model BSIM-CMG, and is validated by the GAA FinFET data from the atomistic quantum transport simulations.

REFERENCES

- [1] D. Hisamoto *et al.*, "FinFET—A self-aligned double-gate MOSFET scalable to 20 nm," *IEEE Trans. Electron Devices*, vol. 47, no. 12, pp. 2320–2325, Dec. 2000, doi: 10.1109/16.887014.
- [2] J. Wang and M. Lundstrom, "Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?" in *IEDM Tech. Dig.*, Dec. 2002, pp. 707–710, doi: 10.1109/IEDM.2002.1175936.
- [3] N. Seoane and A. Martinez, "A detailed coupled-mode-space non-equilibrium Green's function simulation study of source-to-drain tunnelling in gate-all-around Si nanowire metal oxide semiconductor field effect transistors," *J. Appl. Phys.*, vol. 114, no. 10, pp. 104307-1–104307-7, Sep. 2013, doi: 10.1063/1.4820390.
- [4] M. Luisier, M. Lundstrom, D. A. Antoniadis, and J. Bokor, "Ultimate device scaling: Intrinsic performance comparisons of carbon-based InGaAs, and Si field-effect transistors for 5 nm gate length," in *IEDM Tech. Dig.*, Dec. 2011, pp. 11.2.1–11.2.4, doi: 10.1109/IEDM.2011.6131531.
- [5] G. Hibliot, Q. Raffay, F. Boeuf, and G. Ghibaudo, "Analytical relationship between subthreshold swing of thermionic and tunnelling currents," *Electron. Lett.*, vol. 50, no. 23, pp. 1745–1747, 2014.
- [6] Q. Raffay, R. Clerc, G. Ghibaudo, and G. Pananakakis, "Impact of source-to-drain tunnelling on the scalability of arbitrary oriented alternative channel material nMOSFETs," *Solid-State Electron.*, vol. 52, no. 10, pp. 1474–1481, Oct. 2008, doi: 10.1016/j.sse.2008.06.035.
- [7] J. P. Duarte *et al.*, "Compact models of negative-capacitance FinFETs: Lumped and distributed charge models," in *IEDM Tech. Dig.*, Dec. 2016, pp. 30.5.1–30.5.4, doi: 10.1109/IEDM.2016.7838514.
- [8] Y. K. Lin, S. Khandelwal, J. P. Duarte, H. L. Chang, S. Salahuddin, and C. Hu, "A predictive tunnel FET compact model with atomistic simulation validation," *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 599–605, Feb. 2017, doi: 10.1109/TED.2016.2639547.
- [9] A. Szabo and M. Luisier, "Under-the-barrier model: An extension of the top-of-the-barrier model to efficiently and accurately simulate ultrascaled nanowire transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 7, pp. 2353–2360, Jul. 2013, doi: 10.1109/TED.2013.2263386.
- [10] M. Luisier and G. Klimeck, "Simulation of nanowire tunneling transistors: From the Wentzel–Kramers–Brillouin approximation to full-band phonon-assisted tunneling," *J. Appl. Phys.*, vol. 107, no. 8, pp. 084507-1–084507-7, Apr. 2010, doi: 10.1063/1.3386521.
- [11] R. B. Salazar, H. Ilatikhameneh, R. Rahman, G. Klimeck, and J. Appenzeller, "A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green's function simulations," *J. Appl. Phys.*, vol. 118, no. 16, p. 164305, 2015. [Online]. Available: <http://dx.doi.org/10.1063/1.4934682>
- [12] D. Esseni, M. G. Pala, and T. Rollo, "Essential physics of the OFF-state current in nanoscale MOSFETs and tunnel FETs," *IEEE Trans. Electron Devices*, vol. 62, no. 9, pp. 3084–3091, Sep. 2015.
- [13] H. Ilatikhameneh, R. Salazar, G. Klimeck, R. Rahman, and J. Appenzeller, "From Fowler–Nordheim to nonequilibrium green's function modeling of tunneling," *IEEE Trans. Electron Devices*, vol. 63, no. 7, pp. 2871–2878, Jul. 2016, doi: 10.1109/TED.2016.2565582.
- [14] Y. Gao, T. Low, and M. Lundstrom, "Possibilities for VDD = 0.1V logic using carbon-based tunneling field effect transistors," in *VLSI Symp. Tech. Dig.*, Jun. 2009, pp. 180–181.
- [15] S. Heinze, J. Tersoff, R. Martel, V. Derycke, J. Appenzeller, and P. Avouris, "Carbon nanotubes as Schottky barrier transistors," *Phys. Rev. Lett.*, vol. 89, no. 10, p. 106801, Aug. 2002.
- [16] Y. S. Chauhan *FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard*. San Diego, CA, USA: Academic, 2015.
- [17] Z. H. Liu *et al.*, "Threshold voltage model for deep-submicrometer MOSFETs," *IEEE Trans. Electron Devices*, vol. 40, no. 1, pp. 86–95, Jan. 1993, doi: 10.1109/16.249429.
- [18] J. P. Duarte, N. Paydavosi, S. Venugopalan, A. Sachid, and C. Hu, "Unified FinFET compact model: Modelling trapezoidal triple-gate FinFETs," in *Proc. Int. Conf. Simul. Semiconductor Process. Devices (SIS-PAD)*, Sep. 2013, pp. 135–138, doi: 10.1109/SISPAD.2013.6650593.
- [19] N. Paydavosi *et al.* *BSIM4v4.8.0 MOSFET Model User's Manual*. [Online]. Available: <http://bsim.berkeley.edu/models/bsim4/>
- [20] J.-P. Colinge, "Multiple-gate SOI MOSFETs," *Solid-State Electron.*, vol. 48, no. 6, pp. 897–905, Jun. 2004.
- [21] Z. Jiang *et al.*, "Comprehensive simulation study of direct source-to-drain tunneling in ultra-scaled Si, Ge, and III-V DG-FETs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 945–952, Mar. 2017, doi: 10.1109/TED.2017.2656921.
- [22] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom, "Theory of ballistic nanotransistor," *IEEE Trans. Electron Devices*, vol. 50, no. 9, pp. 1853–1864, Sep. 2003, doi: 10.1109/TED.2003.815366.
- [23] T. I. Zohdi, *A Finite Element Primer for Beginners The Basics*. New York, NY, USA: Springer, 2015, doi: 10.1007/978-3-319-09036-8.
- [24] L. Zhang and M. Chan, "SPICE modeling of double-gate tunnel-FETs including channel transports," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 300–307, Feb. 2014, doi: 10.1109/TED.2013.2295237.
- [25] C. H. Jan *et al.*, "A 14 nm SoC platform technology featuring 2nd generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 μm^2 SRAM cells, optimized for low power, high performance and high density SoC products," in *VLSI Symp. Tech. Dig.*, Jun. 2015, pp. T12–T13, doi: 10.1109/VLSIT.2015.7223683.
- [26] F. L. Yang *et al.*, "5nm-gate nanowire FinFET," in *VLSI Symp. Tech. Dig.*, Jun. 2004, pp. 196–197, doi: 10.1109/VLSIT.2004.1345476.
- [27] H. Lee *et al.*, "Sub-5nm all-around gate FinFET for ultimate scaling," in *VLSI Symp. Tech. Dig.*, Jun. 2006, pp. 1–2, doi: 10.1109/VLSIT.2006.1705215.



Yen-Kai Lin (S'15) received the B.S. degree in physics and the M.S. degree in electronics engineering from National Taiwan University, Taipei, Taiwan, in 2013 and 2014, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with the University of California, Berkeley, CA, USA.

Since 2015, he has been with BSIM Group, Berkeley, CA, USA. His current research interests include semiconductor devices physics, compact modeling, and simulation.



Juan Pablo Duarte (S'12) received the B.Sc. and M.Sc. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2010 and 2012, respectively. He is currently pursuing the Ph.D. degree with the University of California, Berkeley, CA, USA.



Pragya Kushwaha received the Ph.D. degree with the Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India.

She was a Co-Developer of the BSIM compact models, Berkeley, CA, USA. She is currently a Post-Doctoral Researcher with the BSIM Group, University of California, Berkeley. Her current research interests include modeling, simulation and characterization of semiconductor devices such as Nanowire, NCFET, PD/FDSOI, FinFET,

Tunnel FET, High-Voltage FET, and Bulk MOSFET.



Angada Sachid received the Ph.D. degree in electrical engineering from IIT Bombay, Mumbai, India, in 2010.

He is currently a Post-Doctoral Researcher with Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA.




Harshit Agarwal received the Ph.D. degree from the Indian Institute of Technology Kanpur, Kanpur, India.

He is currently a Post-Doctoral Researcher/Manager with the Berkeley Device Modeling Center, BSIM Group, UC Berkeley, Berkeley, CA, USA. His current research interests include modeling and characterization of High-Voltage devices, NCFETs, FinFETs, and GAA FETs.



Sayeef Salahuddin (SM'14) received the B.Sc. degree in electrical and electronic engineering from the Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, in 2003, and the Ph.D. degree in electrical and computer engineering from Purdue University, West Lafayette, IN, USA, in 2007.

In 2008, he joined the Faculty of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA.



Huan-Lin Chang (S'07–M'11) received the Ph.D. degree in electronics engineering from National Taiwan University, Taipei, Taiwan, in 2011.

From 2011 to 2015, he was with the SPICE Team, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan. He was a Post-Doctoral Researcher with the BSIM Group, University of California, Berkeley, CA, USA. His current research interests include compact modeling of the semiconductor devices.



Chenming Hu (LF'16) is currently a Distinguished Professor Emeritus with the University of California at Berkeley, Berkeley, CA, USA. He is also a Board Director of SanDisk Inc., Milpitas, CA, USA, and Friends of Children with Special Needs. He is known for his work on FinFET—the 3-D transistor, widely used IC reliability models, and BSIM—the industry standard transistor models used by most IC companies since 1997 to design CMOS products.